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In this paper, an asynchronous pipeline instruction simulator, ARAS is presented. With this 
simulator, one can design selected instruction pipelines and check their performance. 
Performance measurements of the pipeline configuration are obtained by simulating the 
execution of benchmark programs on the machine architectures developed. Depending on the 
simulation results obtained by using ARAS, the pipeline configuration can be altered to improve 
its performance. Thus, one can explore the design space of aynchronous pipeline architectures. 
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